## CTIDH on Cortex-M4 with FPU

- Goal: Implement  $\mathbb{F}_p$  arithemtic using floating point registers to reduce memory accesses
  - understand Montgomery reduction<sup>1</sup>
  - understand available x86 implementation<sup>2</sup>
  - port x86-assembly code generating scripts<sup>3</sup> to Arm Cortex-M4
  - improve current code using floating point registers on the M4 (or other tricks you can find)

<sup>1</sup>https://cacr.uwaterloo.ca/hac/about/chap14.pdf

<sup>&</sup>lt;sup>2</sup>e.g. http://ctidh.isogeny.org/high-ctidh-20210523/fp512.S.html

<sup>3</sup>http://ctidh.isogeny.org/high-ctidh-20210523/autogen.html

## Toom-Cook polynomial multiplication in velusqrt isogeny formulas

- Goal: Implement velusqrt isogeny formulas using Toom-Cook instead of Karatsuba
  - understand velusqrt isogenies<sup>4</sup>
  - understand available C implementation using Karatsuba<sup>5</sup>
  - Replace Karatsuba by Toom-Cook
  - Compare performance for various isogeny degrees

<sup>4</sup>http://velusqrt.isogeny.org/velusqrt-20200616.pdf

<sup>5</sup>http://velusqrt.isogeny.org/software.html

## **Primes for B-SIDH**

- Goal: Search for special B-SIDH primes
  - ullet understand smoothness requirement of p-1 and p+1 in B-SIDH  $^6$
  - check methods for finding B-SIDH primes<sup>7</sup>
  - implement search for special B-SIDH primes, e.g., unbalanced primes such that one of p-1 and p+1 has a very small smoothness bound

https://eprint.iacr.org/2020/1283.pdf

<sup>&</sup>lt;sup>6</sup>https://eprint.iacr.org/2019/1145.pdf

<sup>&</sup>lt;sup>7</sup>e.g. https://eprint.iacr.org/2019/1145.pdf or